0	01	64	7
U	41	U4	•

P	•	ges	:	2)
	-			-

Name	 *******

Reg.	No
TroB.	A

# SIXTH SEMESTER B.Sc. DEGREE (SUPPLEMENTARY/IMPROVEMENT) EXAMINATION, MARCH 2016

(UG-CCSS)

# Computer Science

## CS 6B 15—COMPLITER ORGANIZATION AND ARCHITECTURE

CS OB 13—COMPOTER OF	CHIVIZITION IZ IZ	
(2012 A	dmission onwards)	
e Hours		Maximum: 30 Weightag
wer all twelve questions:		
A — is a set of instruct sequence of processing.	tions that specify the set o	f operations, operands and th
Actual execution of instruction tak	e place in a computer in —	
The timing for all registers in the o	computer is controlled by –	
he function of control unit in a di	gital computer is ———	<del></del> .
Iemory unit accessed by content i	s called ———.	
(a) Associative Memory.	(b) Read Only Mem	ory.
(c) Programmable memory.	(d) Virtual Memory	•
The register that keeps track of in	structions in memory is :	·
(a) PC.	(b) IR.	
(c) AR.	(d) AC.	
The resister that holds the address	s for the stack is called a —	,,
RPN is		
In a memory-mapped I/O system,	which of the following will	not be there?
(a) LDA.	(b) IN.	
(c) ADD.	(d) OUT.	
	te directly with CPU is call	ed
cycle is ———.		, , , , , , , , , , , , , , , , , , ,
In DMA the data transfer is contr	olled by ———.	
	e Hours  ver all twelve questions:  A is a set of instruct sequence of processing.  Actual execution of instruction take the timing for all registers in the other function of control unit in a differency unit accessed by content if (a) Associative Memory.  (c) Programmable memory.  The register that keeps track of instance (a) PC.  (c) AR.  The resister that holds the address RPN is  In a memory-mapped I/O system,  (a) LDA.  (c) ADD.  The memory unit that communication that the pipeline that operates on a structure of the communication of the communication in the pipeline that operates on a structure of the communication of the communica	wer all twelve questions:  A

#### II. Answer all nine questions :-

- 13 Define instruction code and operation code.
- 14 Compare volatile and non-volatile memory. Give example for both.
- 15 Define a hardwired control organization?
- 16 What is addressing mode?
- 17 Define virtual memory? Why is it used?
- 18 What is parallel processing?
- 19 Define implied mode?
- 20 What is handshaking?
- 21 Distinguish between address space and memory space?

 $(9 \times 1 = 9 \text{ weightage})$ 

### III. Answer any five questions :-

- 22 Explain the different phases of an instruction cycle?
- 23 Explain the stored program organization.
- 24 Explain direct and indirect addressing modes.
- 25 Draw the flow chart for decimal division.
- 26 Explain the hardware implementation for sign magnitude addition and subtraction.
- 27 Explain the write through and write back process of cache memory.
- 28 Explain the difference between I/O processor and a data communication processor?

 $(5 \times 2 = 10 \text{ weightage})$ 

### IV. Answer any two questions:-

- 29 What are instruction formats? Explain the various types.
- 30 Explain the various mapping procedures in the organization of cache memory.
- 31 Explain the basic parallel processing architecture and the structures SISD, SIMD, MISD and MIMD.

 $(2 \times 4 = 8 \text{ weightage})$